Skip to main content

Research Repository

Advanced Search

Low cost fault-tolerant routing algorithm for Networks-on-Chip

Liu, J; Harkin, J; Li, Y; Maguire, L

Low cost fault-tolerant routing algorithm for Networks-on-Chip Thumbnail


Authors

J Liu

J Harkin

Y Li

L Maguire



Abstract

A novel adaptive routing algorithm - Efficient Dynamic Adaptive Routing (EDAR) is proposed to provide a fault-tolerant capability for Networks-on-Chip (NoC) via an efficient routing path selection mechanism. It is based on a weighted path selection strategy, which exploits the status of real-time NoC traffic made available via monitor modules. The key performance goal is to maintain throughput under congested and faulty conditions via effective routing path decisions. In the proposed EDAR, port weights are calculated in real-time according to the channel status – Idle/Busy/Congested/Faulty, and the port with the lowest weighting is ranked as the near-optimal route to forward packets. This mechanism enables the router to bypass congested ports and tolerate faulty ports. To assess the latency and throughput of the proposed routing algorithm, several traffic patterns for both fault-free and faulty NoCs were evaluated. Results show that EDAR can achieve higher throughput compared to other state of the art routing algorithms under various traffic patterns and levels of injected faults. In addition, the hardware area overhead for EDAR is demonstrated to have a reasonably low cost which maintains scalability for large NoC implementations.

Citation

Liu, J., Harkin, J., Li, Y., & Maguire, L. (2015). Low cost fault-tolerant routing algorithm for Networks-on-Chip. Microprocessors and Microsystems, 39(6), 358-372. https://doi.org/10.1016/j.micpro.2015.06.002

Journal Article Type Article
Acceptance Date Jun 3, 2015
Online Publication Date Jun 11, 2015
Publication Date Aug 1, 2015
Deposit Date Jul 7, 2015
Publicly Available Date Sep 1, 2017
Journal Microprocessors and Microsystems
Print ISSN 0141-9331
Publisher Elsevier
Peer Reviewed Peer Reviewed
Volume 39
Issue 6
Pages 358-372
DOI https://doi.org/10.1016/j.micpro.2015.06.002
Publisher URL http://dx.doi.org/10.1016/j.micpro.2015.06.002
Related Public URLs http://www.journals.elsevier.com/microprocessors-and-microsystems
Additional Information Funders : University of Ulster’s Vice-Chancellor’s Research Scholarship (VCRS) and the Vice-Chancellor’s Student Fund

Files





Downloadable Citations