Skip to main content

Research Repository

Advanced Search

Innovative protection schemes through hardware-in-the-loop dynamic testing.

Alasali, Feras; El-Naily, Naser; Y. Mustafa, Haytham; Loukil, Hassen; M. Saad, Saad; Salah Saidi, Abdelaziz; Holderbaum, William

Innovative protection schemes through hardware-in-the-loop dynamic testing. Thumbnail


Authors

Feras Alasali

Naser El-Naily

Haytham Y. Mustafa

Hassen Loukil

Saad M. Saad

Abdelaziz Salah Saidi



Abstract

In microgrid environments, the behaviour of Distributed Generation (DG) during fault conditions
varies significantly based on DG types and penetration levels. Conventional Overcurrent Relays
(OCRs) with standard time-current characteristics may exhibit limitations during excessive fault
scenarios, leading to OCR operating delays and mis-coordination within the microgrid. This study
proposes a novel constraint on the maximum Current Multiplier Setting (CMS) and utilizes Water
Cycle Algorithm (WCA) and Particle Swarm Optimization (PSO) techniques to optimize the Time
Multiplier Setting (TMS). Comparative dynamic analysis through real-time validation shows that
the non-standard OCR approach outperforms the standard IEC scheme across all grid operation
modes with different type, size and location of DGs. For instance, under F1 conditions, the
tripping time of OCR1 was reduced from 0.0226 seconds (IEC) to 0.000981 seconds (non-stan-
dard). HIL results further affirm the efficacy of the proposed scheme. The optimization process,
implemented in MATLAB and validated using ATP/EMTP simulations and SIPROTEC 7SJ62 re-
lays, demonstrates enhanced microgrid protection coordination, improving system reliability and
performance.

Citation

Alasali, F., El-Naily, N., Y. Mustafa, H., Loukil, H., M. Saad, S., Salah Saidi, A., & Holderbaum, W. (2024). Innovative protection schemes through hardware-in-the-loop dynamic testing. Computers and Electrical Engineering, 119(Part B), Article 109559. https://doi.org/10.1016/j.compeleceng.2024.109559

Journal Article Type Article
Acceptance Date Aug 8, 2024
Online Publication Date Aug 30, 2024
Publication Date 2024-11
Deposit Date Sep 2, 2024
Publicly Available Date Sep 2, 2024
Journal Computers and Electrical Engineering
Print ISSN 0045-7906
Publisher Elsevier
Peer Reviewed Peer Reviewed
Volume 119
Issue Part B
Article Number 109559
DOI https://doi.org/10.1016/j.compeleceng.2024.109559

Files





You might also like



Downloadable Citations